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(57) ABSTRACT 
Active pixel sensors for a high quality imager are fabricated 
using a silicon-on-insulator (SOI) process by integrating the 
photodetectors on the SO1 substrate and forming pixel 
readout transistors on the SO1 thin-film. The technique can 
include forming silicon islands on a buried insulator layer 
disposed on a silicon substrate and selectively etching away 
the buried insulator layer over a region of the substrate to 
define a photodetector area. Dopants of a first conductivity 
type are implanted to form a signal node in the photodetector 
area and to form simultaneously drainlsource regions for a 
first transistor in at least a first one of the silicon islands. 
Dopants of a second conductivity type are implanted to form 
drainlsource regions for a second transistor in at least a 
second one of the silicon islands. Isolation rings around the 
photodetector also can be formed when dopants of the 
second conductivity type are implanted. Interconnections 
among the transistors and the photodetector are provided to 
allow signals sensed by the photodetector to be read out via 
the transistors formed on the silicon islands. 
7 Claims, 5 Drawing Sheets 
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interface 24 with a high efficiency due to the existence of an 
electric field. On the other hand, only some of the photo- 
electrons generated outside the depletion region 26 will 
diffuse into the collecting area, thereby reducing the collec- 
s tion efficiency and increasing cross-talk. 
For photons having a wavelength in the range of 40&800 
nanometers (nm), the photon absorption depth varies from 
about 0.1 to 10 pm. However, in a typical 0.5 pm CMOS 
technology, the depletion widths are less than 0.2 pm. With 
10 the exception of blue light, many photons in the visible 
spectrum will be absorbed outside the depletion region 26. 
Therefore, CMOS imagers implemented using a 0.5 pm 
technology will exhibit a lower quantum efficiency and 
increased cross-talk compared to imagers implemented with 
15 a coarser process. The increased cross-talk can lead to 
degraded color performance and smear. In addition to optical 
cross-talk, imagers made using bulk-CMOS technology also 
tend to exhibit electrical cross-talk. 
Another problem in imagers made using bulk-CMOS 
2o technology is a rise in photodiode leakage current when the 
device is exposed to radiation. The rise in leakage current is 
caused by the use of Local Oxidation of Silicon (LOCOS) 
processes to create isolation regions 28 between active 
circuits. The “bird’s beak” 30 feature at the transition 
2s between the thin-gate oxide region 32 and the thick field- 
oxide region creates a high electric field, thereby causing 
increased trap-generation during exposure to radiation. 
Although the leakage current can be reduced by using a 
radiation-hard fabrication process, such processes are rela- 
30 tively expensive and add to the overall cost of the imager. 
In contrast to bulk-CMOS technology, SOI-CMOS tech- 
nologies have recently been developed. In a SOI-CMOS 
process, a thick silicon substrate is separated from a thin 
silicon film by a buried oxide. The thin silicon film is 
3s patterned to produce the MOS devices. The principal of 
operation is similar to the operation of bulk-MOS devices, 
except the transistors do not share a common substrate. 
The thin-film nature of SOI-MOS devices and the absence 
4o of a common substrate can provide several advantages over 
bulk-MOS devices, including better performance for short 
channel devices, lower power and higher speed resulting 
from lower parasitic capacitance, and no latch-up. In 
addition, SOI-CMOS processes can provide higher device 
Nevertheless, the thin silicon film in SOI-MOS devices 
previously has made them unsuitable for imagers. In 
particular, the silicon film, with a thickness of only about 
0 .14 .3  pm, is too thin to efficiently absorb visible light with 
4s density, less leakage current and radiation hardness. 
so photon depths of about 3-4 pm. 
SUMMARY 
In general, active pixel or other optical sensors that can be 
incorporated, for example, in a high quality imager are 
ss fabricated using a silicon-on-insulator (SOI) process by 
integrating the photodetectors on the SO1 substrate and 
forming pixel readout transistors on the SO1 thin-film. 
According to one aspect, a method of fabricating an active 
pixel sensor includes forming a photodetector in a silicon 
60 substrate and forming electrical circuit elements in a thin 
silicon film formed on an insulator layer disposed on the 
substrate. Interconnections among the electrical circuit ele- 
ments and the photodetector are provided to allow signals 
sensed by the photodetector to be read out via the electrical 
65 circuit elements formed in the thin silicon film. 
In a related aspect, a method of fabricating an active pixel 
sensor includes forming silicon islands on a buried insulator 
1 
SILICON-ON-INSULATOR (SOI) ACTIVE 
PIXEL SENSORS WITH THE PHOTOSITE 
IMPLEMENTED IN THE SUBSTRATE 
CROSS REFERENCE TO RELATED 
APPLICATIONS 
This application is a divisional of U.S. application Ser. 
No. 091414,975, filed Oct. 7, 1999 U.S. Pat. No. 6,380,572, 
which claims the benefit of U.S. provisional application 
serial no. 601103,358, filed Oct. 7, 1998. 
STATEMENT AS TO FEDERALLY SPONSORED 
RESEARCH 
The invention described herein was made in the perfor- 
mance of work under a NASA contract, and is subject to the 
provisions of Public Law 96-517 (35 U.S.C. 202) in which 
the Contractor has elected to retain title. 
BACKGROUND 
The present disclosure relates, in general, to image sen- 
sors and, in particular, to silicon-on-insulator (SOI) active 
pixel sensors with the photosites implemented in the sub- 
strate. 
In general, image sensors find applications in a wide 
variety of fields, including machine vision, robotics, guid- 
ance and navigation, and automotive applications, as well as 
consumer products. While complementary metal-oxide- 
semiconductor CMOS) technology has provided the foun- 
dation for advances in low-cost, low-power, reliable, highly 
integrated systems for many consumer applications, charge 
coupled devices (CCDs) have been, until recently, the pri- 
mary technology used in electronic imaging applications. 
CCDs, however, are high capacitance devices that require 
high voltage clocks, consume large amounts of energy, and 
provide only serial output. They require specialized silicon 
processing that is not compatible with CMOS technology. 
More recently, the availability of near or sub-micron 
CMOS technology and the advent of active pixel sensors 
(APS) have made CMOS technology more attractive for 
imaging applications. Active pixel sensors have one or more 
active transistors within the pixel unit cell and can be made 
compatible with CMOS technologies. 
In the past few years, small pixel sizes, low noise, high 
speed, and high dynamic range have been achieved in 
CMOS imagers. In addition, a wide variety of pixel archi- 
tectures and designs that optimize various aspects of imager 
performance have been demonstrated using CMOS-based 
technology. 
It is expected that scaling of MOS devices to smaller 
geometries will continue to yield higher operating speeds 
and greater packing densities in CMOS-based integrated 
circuits. While fine geometries are desirable for computers 
and other circuits, such scaling can adversely affect the 
performance of imagers. For example, the scaling of MOS 
devices in imagers requires a continued increase in channel 
doping, thus leading to significantly reduced depletion 
widths on the order of less than 0.1 micron @m). 
As shown in FIG. 1, a photosite is implemented using 
bulk-CMOS technology. In this context, “bulk-CMOS’’ 
technology refers to the fact that the substrate 20 is an 
integral part of the MOS devices. The photo-collection site 
is the reverse-biased photodiode 22 formed by the n+/p- 
substrate junction 24. Photocarriers are stored at the n+/p 
interface where the potential is highest. Photoelectrons gen- 
erated within the depletion region 26 are collected at the 
US 6,838,301 B2 
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layer disposed on a silicon substrate and selectively etching 
away the buried insulator layer over a region of the substrate 
to define a photodetector area. Dopants of a first conductiv- 
ity type are implanted to form a signal node in the photo- 
detector area and to form simultaneously drainisource 
regions for a first transistor in at least a first one of the silicon 
islands. Dopants of a second conductivity type are implanted 
to form drainisource regions for a second transistor in at 
least a second one of the silicon islands. Isolation rings 
around the photodetector also can be formed when dopants 
of the second conductivity type are implanted. Interconnec- 
tions among the transistors and the photodetector are pro- 
vided to allow signals sensed by the photodetector to be read 
out via the transistors formed on the silicon islands. 
According to another aspect, an active pixel sensor 
includes a silicon substrate having a photodetector formed 
therein. An insulator layer is disposed on the silicon sub- 
strate. The pixel sensor also includes a readout circuit to read 
signals from the photodetector. The readout circuit includes 
electrical circuit elements formed in a thin silicon film 
disposed on the insulator layer. 
One or more of the following features are present in some 
implementations. The photodetector can be, for example, a 
photodiode or photogate-type photodetector. 
The electrical circuit elements formed in the thin silicon 
film can include multiple SOI-MOS transistors. The readout 
circuit may include a reset switch, a buffer switch and a row 
selection switch. For example, the buffer switch can com- 
prise a source follower input transistor connected in series 
with the row selection switch so that when the row selection 
switch is turned on, a signal from the active pixel sensor is 
transferred to a column bus. In some embodiments, the reset 
switch includes a p-type MOS transistor. 
In other implementations, the readout circuit includes a 
transistor having a transfer gate and a sense node. Charge 
collected by the photodetector is transferred to the sense 
node via a floating diffusion region and through the transfer 
gate. 
The insulator layer can comprise a buried oxide layer 
having a thickness, for example, of less than about 0.5 
microns. The thin silicon film may have a thickness of less 
than about 0.5 microns, and the substrate can have a dopant 
concentration in a range of about lOl1/cm3 to 5 ~ 1 0 ~ ~ / c m ~ .  
Other thicknesses and dopant levels may be suitable for 
particular implementations. 
Additionally, a surface area of the photodetector formed 
in the substrate can be passified with an implant of the same 
conductivity type as the conductivity of the substrate. 
In a further aspect, an imager includes multiple active 
pixel sensors, circuitry for driving the active pixel sensors, 
as well as row and column decoders for selecting one or 
more pixels whose signals are to be read. Each of the pixel 
sensors can be designed and fabricated as discussed above 
and as discussed in greater detail below. 
Various implementations include one or more of the 
following advantages. A high quantum efficiency and low 
noise can be achieved for the pixels. The pixels can exhibit 
very little cross-talk and can be formed closely to one 
another. They also can have a large charge handling capacity 
and, therefore, a large dynamic range. They can be imple- 
mented for low power consumption and high speed opera- 
tion. Additionally, the pixels can exhibit radiation hardness. 
The foregoing advantages are discussed in greater detail 
below. 
Other features and advantages will be readily apparent 
from the following description, accompanying drawings and 
the claims. 
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BRIEF DESCRIPTION OF THE DRAWINGS 
FIG. 1 is a cross-section of a CMOS active pixel sensor. 
FIG. 2 shows an exemplary layout of an imager according 
to the invention. 
FIG. 3 illustrates a monolithic pixel architecture for a 
photodiode-type imager according to the invention. 
FIG. 4 shows a schematic for the pixel illustrated in FIG. 
3. 
FIG. 5 illustrates a monolithic pixel architecture for a 
photogate-type imager according to the invention. 
FIGS. 6A through 6H are cross-sections illustrating pro- 
cessing steps for fabricating monolithic SO1 active pixel 
sensors according to the invention. 
FIG. 7 illustrates a cross-section of a sensor including a 
dark current sink according to the invention. 
DETAILED DESCRIPTION 
10 
2o FIG. 2 shows an exemplary active pixel sensor imager 40 
formed on an integrated circuit chip that includes an array 42 
of active pixel sensors. In one implementation, for example, 
the imager 40 includes a 144x128 array of pixels. The array 
42 can include photogate pixels and/or photodiode pixels. 
25 The imager 40 also includes circuitry 44 for driving the 
photogate pixels and circuitry 46 for driving the photodiode 
pixels. In addition, the imager 40 has a row decoder 48 for 
selecting a particular row of pixels and a column decoder 50 
for selecting a particular column of pixels, as well as 
3o source-follower signal chain circuitry 52. The signal chain 
circuitry can include, for example, enhancement mode and/ 
or depletion mode source-followers. An on-chip controller 
(not shown) controls the operation of the decoders 48, 50, 
the drivers 44, 46 and the pixels. 
In general, the imager 40 can be fabricated using a 
SOI-CMOS process by integrating the photodetectors on the 
SO1 substrate, instead of in the thin SOI-film. Transistors or 
other electrical circuit elements for reading out the pixels are 
formed in the SO1 thin-film. Incorporation of the photode- 
4o tectors on the SO1 substrate enables implementation of a 
high quality monolithic imager using an SO1 process 
because the optical response is no longer governed by the 
SO1 thin-film properties. Substrate doping can be chosen 
independently of the channel doping because the substrate is 
45 not used for active devices. The technique also allows for 
independent optimization of amplifier and imager perfor- 
mance. 
FIG. 3 illustrates a monolithic pixel architecture for a 
photodiode-type imager. The pixel 60 includes a low-doped, 
50 high resistivity p-type silicon substrate 62, and SO1 transis- 
tors 64, 66, 68 separated from the substrate by an insulator 
layer such as a buried oxide layer 70. The buried oxide layer 
70 can be formed, for example, of silicon dioxide (SO,). 
The buried oxide 70 is selectively etched away in the 
5s photodetector area 72, where an n+ implantation 74 is used 
to define the photodetector. The photodetector 72 is sur- 
rounded by p+ implantation regions 76 to provide pixel-to- 
pixel isolation. The isolation regions 76 can be formed as 
either junction guard rings or as trench guard rings. An 
60 optional p-doping can be provided to passify the surface of 
the photodetector area and thereby reduce the dark current. 
The thick silicon substrate 62 can provide a deep depleted 
region 78 for photo-current collection. For example, a p-type 
dopant concentration of less than about 1013/cm3 can be 
65 used for the substrate 62 to provide a depletion width of 
approximately five microns. The high resistivity substrate 
can help ensure a high quantum efficiency through the 
35 
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increase in depletion width, thereby resulting in efficient less than about 0.5 pm, for example, in a range of about 
optical collection. 0 .14 .3  pm. Silicon islands 104A, 104B are formed in areas 
addition to the photodetector 72, the pixel 60 includes where s o 1  transistors are to be provided, as shown in FIG. 
three SO1 transistors 64, 66, 68 for resetting, buffering and 6B.APhotolithograPhic mask is used to define wi~dows 106 
selecting the pixel, respectively. The pixel schematic for the 5 for Photo-collection areas, and the buried oxide 102 is 
photodiode-type pixel 60 is shown in FIG, 4, The Source SekCtiVely etched away for subsequent implantation as 
follower input transistor 66 is connected in series with the shown in FIG. 6c .  
row selection transistor 68 so that when the row selection An optional p-type doping implant can be performed, as 
transistor is turned on, the pixel signal is transferred to a indicated in FIG. 6D, to control the potential profile near the 
column bus 78. The reset transistor 64 can be implemented, 10 surface 101 of the substrate 100 in areas where the windows 
for example, as a p-type field transistor (FET) to provide 106 were previously opened. Aphotolithographic mask 108 
higher charge handling capacity and, thus, a high dynamic can be provided during the optional p-type implant and 
range. The reset gate 64 can allow the pixel to be reset to the should be patterned to prevent p-type doping in silicon 
power supply voltage VDD without resulting in the occur- islands 104A where n-type transistors will be formed. By 
rence of latch-up. 15 adding extra p-type dopants, the surface potential can be 
B~ forming the transistors 64, 66, 68 using s o 1  kept at ground causing hole accumulation at the surface 101. 
technology, can be reduced because of the low The hole accumulation at the surface quenches the interface 
parasitic capacitance, and individual transistors can be traps, leading to low surface generation rates and, therefore, 
formed on MESA-isolation regions separated by a low-k allowing device operation with low dark currents. 
dielectric layer 79, such as silicon dioxide. As shown in FIG. 6E, gate oxides 110 are formed in the 
Alow-noise photogate-type device 80 (FIG. 5 )  also can be regions defined by the window openings 106. PolYsilicon 
fabricated in a similar manner. The pixel 80 includes a gates 112, 114, 116 are formed at the locations for the 
low-doped p-type silicon substrate 82, and SO1 transistors Photogate and the n and P-tYPe MOSFETs, respectively. 
83, 84, 86, 88, separated from the substrate by an insulator A photolithographic mask 118 is provided for a subse- 
layer such as a buried oxide layer 90. The buried oxide 90 25 quent n+ implant as shown in FIG. 6F. A single n+ implant 
is selectively etched away in the photodetector area 82, can be used to form signal nodes of the photodetectors 
where polysilicon gates 94 are used to define the photode- (photodiode or photogate) and the draidsource regions of 
tector. As in the photodiode pixel 60 of FIG. 3,  the detector the SO1 n-type MOSFETs simultaneously. 
92 in the photogate pixel 80 can be surrounded by p+ 3o , Another photolithographic mask 120 is provided for a p+ 
implantation regions 96 to provide pixel-to-pixel isolation, implant as shown in FIG. 6G. A single p+ implant can be 
and an optional p-doping can be provided to passify the used to form the drainisource regions of the SO1 p-type 
surface of the photodetector area and thereby reduce the MOSFETs and the photodetector guard rings simulta- 
dark current. The isolation regions 96 can be formed as neously. 
either junction guard rings Or as trench guard rings. The 35 By forming the detectors (photogate and/or photodiode) 
thick silicon substrate 82 can provide a deep depleted region and the s o 1  transistors at the Same time, the need for 
98 for photo-current collection. additional high temperature steps can be eliminated. The 
The photogate pixel 80 includes a reset transistor 84, a final structure, with contacts, vias and metallization is shown 
buffer transistor 86, and a row selection transistor 88, as well in FIG. 6H. The difference in heights between the photo- 
as an additional transistor 83 having a transfer gate. Charges 4o diode detector and the SO1 transistors is on the order of 
collected under the polysilicon gates 94 are transferred to a thickness of the buried oxide layer 102 (i.e., approximately 
sense node 96 via a floating n+ diffusion region and through 0.2 pm) and is sufficiently small to prevent problems in 
the transfer gate. The sense node 96, where charge is metal step-coverage for the interconnections between the 
converted to voltage, includes a floating n+ diffusion in the detector and readout circuits. Modulation of the SOI- 
thin-film above the oxide layer 90 and is separated from the 45 MOSFET threshold voltage can be mitigated by using a 
photo-collection area 98. Separation of the sense node 96 body tie for the transistors. 
from the photo-collection area 98 permits an implementation Compared to a conventional CMOS process, the photo- 
with in-pixel correlated double sampling readout, and leads lithographic mask used during etching of the buried oxide 
to very low noise. In contrast to a photogate imple- layer 102 to provide the window areas 106 for the photo- 
mented with a bulk-CMOS process, the capacitance of the detectors represents an additional masking step required in 
sense node 96 can be reduced, thereby leading to even lower the foregoing process. The p-type implant illustrated in FIG. 
noise. 6D is an additional step, but is optional and can be omitted. 
Detailed processing steps for the fabrication of monolithic The foregoing technique permits fabrication of a CMOS 
SO1 active pixel sensors are illustrated in FIGS. 6A through imager using an SO1 process and also can overcome some of 
6H. The process is compatible with conventional SO1 micro- 5s the problems encountered with respect to CMOS imagers 
fabrication, self-aligned processes and requires only one implemented using a bulk-CMOS process. The present 
additional photolithographic mask for detector definition. technique allows substrate doping to be independently cho- 
No additional high temperature processing steps are needed. sen without affecting the MOSFET performance. By keep- 
Of course, in particular implementations, additional masks, ing the substrate doping low, for example, on the order of 
fabrication steps, and/or high temperature processes may be 60 about 1014/cm3 or less, the depletion width of the photode- 
used as well. tectors (78 in FIG. 3; 98 in FIG. 5 )  can be made larger than 
As shown in FIG. 6A, a buried oxide layer 102 is provided the photon absorption depth, SO that a high quantum effi- 
on a low-doped p-type silicon substrate 100, and a thin ciency is achieved. 
silicon device layer 104 is formed on the buried oxide layer. In particular, photodetectors fabricated using the forego- 
The buried oxide layer 102 typically has a thickness less 65 ing techniques can exhibit large collection efficiency and 
than about 0.5pm, for example, in the range of about 0 . 1 4 . 2  high absorption efficiency, both of which are required for 
pm, and the thin silicon layer 104 typically has a thickness high quantum efficiency. Absorption efficiency refers to the 
2o 
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fraction of the photons absorbed in the silicon. By forming 
the photodetector in the relatively thick substrate, the deple- 
tion width can be greater than the absorption depth at visible 
wavelengths. Collection efficiency refers to the fraction of 
the photo-generated carriers collected at the photosite. Using 
the techniques described above, the photoelectrons are 
placed in a converging drift field that enables them to be 
efficiently collected at the surface. Furthermore, the pres- 
ence of a vertical drift field renders lateral diffusion 
insignificant, causing low cross-talk, low smear, and a high 
modulation transfer function (MTF). 
The resultant pixel structure is highly planar. In contrast 
to bulk-CMOS technologies, the technique described above 
does not require LOCOS isolation. Furthermore, planariza- 
tion of the pixel structure in conjunction with the use of 
thin-film SO1 transistors for pixel readout can provide high 
radiation tolerance. Planarization can be particularly impor- 
tant in preventing a catastrophic rise in dark current caused 
by field-enhanced trapping and de-trapping of electrons at 
the interface. Furthermore, the pixel structure is inherently 
free from latch-up under radiation because the transistors are 
isolated from one another. 
Increased integration and high operating speeds also can 
result from use of the SO1 process by preventing the 
coupling of noise into sensitive nodes through the substrate. 
Therefore, high frequency digital circuits and radio fre- 
quency circuits can be located near the imager without the 
digital noise contaminating the charges stored in the photo- 
site. That feature is made possible by forming the readout 
transistors on the buried oxide layer. The elimination or 
reduction of substrate noise coupling can result in increased 
packing density as well as high speed. 
Use of the SO1 technology also allows the realization of 
a high-speed pipelined system architecture. Thus, the tech- 
niques disclosed above can enable a high speed, high density 
system-on-a-chip. 
Additionally, in contrast to bulk-CMOS processes, the 
SO1 architecture allows incorporation of complimentary 
transistors in the pixel without fill-factor degradation. By 
using a p-FET pixel reset transistor, the voltage swing on the 
sense node can be more than doubled compared to the 
voltage swing obtained in a bulk-CMOS implementation. 
An increased voltage swing translates to a correspondingly 
larger charge handling capacity. 
The amount of dark current generated at the interface of 
the substrate and the buried oxide may vary depending on 
the quality of the SO1 wafers. To reduce the dark current, a 
dark current sink can be provided as shown in FIG. 7. An N+ 
8 
region 126 defines the photodetector formed in the p-type 
substrate 128. As discussed above, P+ implanted areas 130 
form isolation regions. The dark current sink can be formed 
by providing an n+ region 122 in the substrate 128 in the 
5 vicinity of the SO1 regions 124 in which the photodetector 
readout circuits can be formed. The N+ region 122 forms a 
reverse-biased p-n junction which can sweep out dark cur- 
rent generated in the SO1 regions 124. A dark current sink 
can be associated with one or more active pixel sensors. 
Other implementations are within the scope of the fol- 
lowing claims. 
What is claimed is: 
1. A method of fabricating a silicon-on-insulator active 
forming silicon islands on a buried insulator layer dis- 
posed on a silicon substrate; 
selectively etching away the buried insulator layer over a 
region of the substrate to define a photodetector area; 
implanting dopants of a first conductivity type to form a 
signal node in the photodetector area and to form 
simultaneously drainisource regions for a first transis- 
tor in at least a first one of the silicon islands; 
implanting dopants of a second conductivity type to form 
drainisource regions for a second transistor in at least a 
second one of the silicon islands; and 
providing interconnections among the transistors and the 
photodetector to allow signals sensed by the photode- 
tector to be read out via the transistors formed on the 
silicon islands. 
2. The method of claim 1 wherein implanting dopants of 
a second conductivity type also forms isolation rings around 
the photodetector. 
3. The method of claim 1 further including implanting 
dopants of the second conductivity type near a surface of the 
region of the substrate defining the photodetector area. 
4. The method of claim 1 wherein the substrate has a 
concentration of dopants of the second conductivity type in 
5 .  The method of claim 4 wherein the silicon islands have 
a thickness of less than about 0.5 microns. 
6. The method of claim 5 wherein the buried insulator 
layer has a thickness of less than about 0.5 microns. 
7. The method of claim 1 wherein forming electrical 
circuit elements includes forming transistors for resetting, 
buffering and selecting the photodetector. 
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1~ pixel sensor, the method comprising: 
20 
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30 
35 
40 a range of about lOl1/cm3 to 5 ~ 1 0 ~ ~ i c m ~ .  
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